Faqts : Business : Programming : Shopping For You : Tse : Color : Syntax highlighting : Verilog HDL (.vo)

+ Search
Add Entry AlertManage Folder Edit Entry Add page to http://del.icio.us/
Did You Find This Entry Useful?

1 of 6 people (17%) answered Yes
Recently 1 of 6 people (17%) answered Yes

Entry

TSE: Syntax: Highlight: What is a possible .syn file for Verilog HDL? (TSE v2.8 / 3.0 / 4.0)

Jul 1st, 2003 08:28
Knud van Eeden,


// copyright Eliyahu Trigoub

// convert this to e.g. 'vlg.syn', 
// see http://www.faqts.com/knowledge_base/view.phtml/aid/22932/fid/929
// and save it in your 
// TSE .syn file directory '..\synhi\'

--------------cut here------------------------------------------

wordset=0-9A-Z_a-z
HiliteIncompleteQuotes=TRUE
IgnoreCaseOfKeyWords=FALSE
HiliteIf0StyleComments=FALSE
Transparent=FALSE
CursorLineFlag=CursorLineOverrides
NumberFlag=Integer|Real|Sci-Notation|Sci-DP-Notation
MultiLineDelimited1=/* */
MultiLineDelimited2=(* *)
SingleLineDelimited1=[ ]
TillEOL1=//
TillEOLStartCol1=0
Quote1="
QuoteEscape1=\
[KeyWords1]
 # @ always always_comb always_ff always_latch assert assert_strobe 
assign
 automatic begin bit break byte case casex casez changed char const 
continue
 default disable do else end endcase endfunction endgenerate 
endinterface
 endmodule endtask endtransition enum event export extern for force 
forever
 fork forkjoin function generate genvar if iff import initial inout 
input int
 integer interface join localparam logic longint longreal macromodule 
modport
 module negedge output packed parameter posedge priority process real 
realtime
 reg release repeat return scalared shortint shortreal signed static 
struct
 supply0 supply1 task time timeprecision timeunit transition tri tri0 
tri1
 triand trior trireg type typedef union unique unsigned vectored void 
wait
 wand while wire wor
[KeyWords2]
 ! % & * + - / : < = > ? ^ { | } ~
[KeyWords4]
 and buf bufif0 bufif1 cmos edge endprimitive endspecify endtable 
highz0
 highz1 ifnone large medium nand nmos nor noshowcancelled not notif0 
notif1 or
 pmos primitive pull0 pull1 pulldown pullup pulsestyle_ondetect
 pulsestyle_onevent rcmos rnmos rpmos rtran rtranif0 rtranif1 
showcancelled
 small specify specparam strength strong0 strong1 table tran tranif0 
tranif1
 weak0 weak1 xnor xor
[KeyWords5]
 cell config design endconfig incdir include instance liblist library 
use
[KeyWords6]
 $acos $and $array $asin $assertkill $assertoff $asserton $async $atan 
$bits
 $bitstoreal $cos $countdrivers $dimensions $display $displayb 
$displayh
 $displayo $dist_chi_square $dist_erlang $dist_exponential $dist_normal
 $dist_poisson $dist_t $dist_uniform $dumpall $dumpfile $dumpflush 
$dumplimit
 $dumpoff $dumpon $dumpports $dumpportsall $dumpportsflush 
$dumpportslimit
 $dumpportsoff $dumpportson $dumpvars $error $fatal $fclose $fdisplay
 $fdisplayb $fdisplayh $fdisplayo $ferror $fflush $fgetc $fgets $finish
 $fmonitor $fmonitorb $fmonitorh $fmonitoro $fopen $fread $fscanf 
$fseek
 $fstrobe $fstrobeb $fstrobeh $fstrobeo $ftell $fullskew $fwrite 
$fwriteb
 $fwriteh $fwriteo $getpattern $high $history $hold $increment 
$incsave $info
 $input $inset $insetz $isunknown $itor $key $left $length $list $ln 
$log $low
 $monitor $monitorb $monitorh $monitoro $monitoroff $monitoron $nand 
$nochange
 $nokey $nolog $nor $onehot $onehot0 $or $period $plane $plusargs
 $printtimescale $q_add $q_exam $q_full $q_initialize $q_remove $random
 $readmemb $readmemh $realtime $realtobits $recovery $recrem $removal 
$reset
 $reset_count $reset_value $restart $rewind $right $root $rtoi $save 
$scale
 $scope $sdf_annotate $setup $setuphold $sformat $showscopes 
$showvariables
 $showvars $signed $sin $skew $sreadmemb $sreadmemh $sscanf $stime 
$stop
 $strobe $strobeb $strobeh $strobeo $swrite $swriteb $swriteh $swriteo 
$sync
 $system $tan $test $time $timeformat $timeskew $ungetc $unsigned 
$value
 $warning $width $winregkey $write $writeb $writeh $writeo
[KeyWords7]
 `accelerate `autoexpand_vectornets `celldefine `default_decay_time
 `default_nettype `default_trireg_strength `define 
`delay_mode_distributed
 `delay_mode_path `delay_mode_unit `delay_mode_zero 
`disable_portfaults `else
 `elsif `enable_portfaults `endcelldefine `endif `endprotect 
`endprotected
 `expand_vectornets `file `ifdef `ifndef `include `line `noaccelerate
 `noexpand_vectornets `noremove_gatenames `noremove_netnames 
`nosupress_faults
 `nounconnected_drive `protect `protected `remove_gatenames 
`remove_netnames
 `resetall `signed `supress_faults `timescale `unconnected_drive `undef
 `unsigned `uselib
[KeyWords8]
 fs ms ns ps s us
[KeyWords9]
 deassign defparam

--------------cut here------------------------------------------